Powertech Technology Inc: Segment Analysis

Powertech Technology Inc (PTI) is a provider of integrated circuit (IC) packaging and testing services. It is primarily engaged in the manufacturing, packaging, testing, design, assembly, and sale of various integrated circuit products. The company serves a wide range of industries, including electronics, technology, and manufacturing. PTI is also involve in research and development of innovative technologies such as panel level fan out, bumping, TSV solution, flip chip and antenna in package technologies. The company provides various products and services such as high pin-count thin small outline package (TSOP) packaging and testing services, quad flat no-leads (QFN) packaging services, multi-chip packaging (MCP, S-MCP) packaging and testing services, and ball grid array (wBGA, FBGA) IC packaging and testing services, Embedded Memory, wafer testing, wafer bumping packaging, system-in-package (SiP), fan-out panel level (FOPLP) packaging and testing services, and module and system packaging services.

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat.

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat.

The R&D arm of PTI focuses on developing new production technologies to meet the market standards. It intends to develop advanced packaging and testing integration, such as copper pillar bump (CPB), large flip chip multi-chip module ball grid array (Large MCM FCBGA), flip chip CSP (FCCSP), Chiplet FCBGA, system in package (SiP/SiM), antenna in package / antenna in module (AiP/AiM), embedded heat sink flip chip CSP (Embedded H/S FCCSP), high band package on package (HBPoP), wafer level package (WLP), 2.5D/3D through silicon via (TSV), CMOS image sensor chip scale package (CIS CSP), and fan-out wafer/panel level package (FOPLP). The company also applied TSV technologies on CIS CSP products to enhance the performance of health care, surveillance, and automotive devices and to improve the bandwidth memory and speed of high-performance computing (HPC) and cloud servers. In FY2025, the company incurred expenses of TWD2,807.2 million on R&D, which as a percentage of revenue, stood at 3.74%.